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Abstract: This paper describes a digital radio demodulaator for broadcast AM..FM receiver appli- 
cutiom. The IC is comprised of a Sigma-Delta A/D converter and a digital AM/FM demodulatol: 
The Sigma-Delta moduhtor converts the standard 10.7MHz IF signal, allowing the use of digital 
chunne E-select J i l t e r  g,  providing improved pe rfomuznce over a nulug fdrering. Subsequ enr demod- 
ulation and signal processing are pe$omzed digitally, allowing flexibility in the algorithm 
employed and greater integration with other digital circuitry in the system. There is also a sofbvare 
element to rhhe system, as the stereo decoder and RDS decodingfunctians are implemented by DSP 
off-chip rather than on dedicated hardware. Behavioural-level simulations of the system are pre- 
sented, which show it meets the requirements of 80 dB SNR for stereo FM input signals over a 
I50 kHz bandwidth. 
1.0 Introduction 
Traditionally, radio systems have been andogcomponent based and any digitizing of the signal 
occurs at the signal output, at audio frequencies. Lately, there has been interest in the two-chip 
approach to radio reception and demodulation [I, 23. In these systems the h s t  chip, the tuner chip, 
receives and mixes the received signal to an intermediate frequency (IF), commonly 10.7 MHz. 
The second chip then digitizes the IF signal, allowing digital channel-select filtering and demodula- 
tion, which means that greater adjacent channel rejection is possible. Sophisticated demodulation 
algorithms can be implemented more efficiently than would be possible in the analog domain and 
the radio is more easily integrated with other digital entertainment and communications systems 
[2]. The design presented here includes an 11: frequency Sigma-Delta (LA) modulator based analog- 
digital converter and a digital FM/Ah4 demodulator (Figure I). Section 4 will detail how to split the 
stero FM signal and io extract left, right and RDS signals. 
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2.0 IF Analog-to-Digital Convertor 
A block diagram of the IF sampling AID converter [4] is shown in Figure 2 below. 
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FIGURE 2. IF Sampling Sigma-Delta A/D Converter 
The 10.7MHz input is sampled at 42.8MHz by the Sampling Filter block in Figure 2. The samples 
are modulated by 1, 0, -1, 0 and 0, 1, 0, -I sequences to generate In-phase (I) and Quadrature (Q) 
components and averaged to reduce the sample rate to 10.7MHz and remove aliases at multiples of 
this frequency. The AID conversion is carried out by the I and Q modulators and the outputs digit- 
ally filtered by the I and Q filters in Figure 2. These are modified Sinc3 filters which restore the 
quadrature relationship between the channels. This architecture is M O I ~  efficient than conventional 
bandpass EA modulators, because the modulator clock rate is independent of the IF frequency and 
lowpass modulators are about half as complex as bandpass modulators of the same noise-shaphg 
order. 
The diagram in Figure 2 shows a pair of modulators, one each for the I and Q paths; however, for 
good matching between the two paths, a single modulator is used, clocked at 21.4MHz. The modu- 
lator itself is a second-order 17-level model which provides the necessary 8OdB resolution and 
lSOk€€z bandwidth. A version of dynamic element matching (DEM) (e.g. see (613 is used to reduce 
the effects of DAC nonfinearity on modulator performance. 
3.0 MAM Demodulator 
Most digital FM demodulation techniques use either the Foster-Seeley Method or digital phase-lock 
loops. However there are dificdties witb these techniques, requiring either extensive numerical 
processing or large look-up tables. Recently L different approach using a quadri-correlator has been 
suggested by Song and Park [3j. This approach does not require a digital PLL, and due to the good 
AM suppression ability of this procedure, no additional amplimde control circuity is needed, The 
FM message signal can be extracted from the in-phase and quadrature components using a simple 
numerical approach that does not suffer from numerical errors other than discrete-time differentia- 
tion errors. 
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FIGURE 3. A structursl overYiew of an FM Demodulatar 8s suggested by Park et al. 
The structure of the demodulator is shown in Figure 3. Given the 1 and Q components of fie signal, 
differentiated signals are produced. Both the differentiated signals and the original signals are then 
decimated. The decimated signals are multiplied with each other and themselves CO produce IdQ, 
Qds, T2 and Q2 terms. This requires the use af wide multipliers (24 bit) which are expensive in 
terns of gates. These products are combined and then used in a divider to produce the decoded FM 
output. As tbe numerator of the divider is much smailer than the denominator, steps need to be 
raken to ensure 16 significant bits of resolution. It is possible EO either scale up the numerator or 
scale down the denominator. Scaling up the numerator has the problem of increasing the size of &e 
divider, where scaling down reduces the information conknt of the denominator, resulting in 
increased noise. In our application, a 39 bit divider was eventually chosen. One advantage d tbis 
approach is that the denominator of tbe divider, if square-rooted, is the decoded ourput of an AM 
modulated signal. 
Given the basic structure of &e decoder it is possible to incorporate the si& filter with the differen- 
tiator. Shc3 filters cm be split across the decimating switch, with integrators at the high frequency 
end, and differentiators on the low fkquency side. To obtain a differentiated signal for either the I 
or Q channels, , all that is needed is to tap of ii new path behre the last htegratgr on the high fre- 
quency side. This sign& when passed through the triple differentiation of the sinc3 filter pduces  
an effective cWferentiator. In OUT system a second-order differentiatoox was implemented. 
Finally the low frequency section of the decoder, the differentiators far the sinc3, the multipliers a d  
adders, were a l l  multiplexed to produce a more compact implementation. The final implementa~on 
requires approximately 24,000 gates. 
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4.0 Stereo and RDS Decoding 
The demodulated FM signal has left and right 6, R) signals, encoded as L+R and L-R components. 
?%e L R  is modulated to a 38kwz subcarrier and RDS (Radio Data System) information may also 
be present on a 5 7 m  subcarrier. A DPLL, is used to generate the 19kHz and 38IcHz tone signals, 
that allows the L+R and L-R to be added coherently; as well as the 57kHz tone for the RDS signal. 
In the present implementation, decoding of these components will be performed in software mn- 
ning on a DSP core. This allows the possibility of other features being added, such as multi-path 
fading cancellation. 
5 0  Results 
The behavioural-level perfomance of the system has matched design specifications. System S N R  
exceeds 80dB for a 150 kHz bandwidth with no noticeable harmonic distortion. The output fiom a 
sample FM modulated stereo signal can be seen in the figure below. In practice, the quality of the 
input s i g d  will be the determining factor in the quality of the output signal. The FWAM decoder 
block has been sized at 24k gates in a 0.25 micron process, roughly estimated at 0.75 mm2. The 
andog section is estimated to be < 1 rnmz in area. 
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FIGURE 4. Output of EMAM demodulator block, pilot tone of -2OdB at 19kHz 
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6.0 Conclusions 
The design presented in this paper has shown that it is possible to provide high perforrnance low 
harmonic distortion AM and FM demodulation using a single chip. This has m y  possible appLi- 
cations in current systems and also in future systems, such as digital FM, where the input signal is 
required to interface directly with DSP components. This design also shows that it is possible to 
provide high performance cost effective channel select filtering using bandpass sigma-delta modu- 
lator based converters . 
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